Abstract-We propose a new structure called a side-contacted field-effect diode (FED). The fabrication of this new structure is simple, and it offers good electrical characteristics. Furthermore, a comprehensive analysis of FEDs is presented. The effect of heavydoping-induced band-gap narrowing on the performance of FEDs is investigated. Our results show that the calculated I on /I off ratio is at least two orders of magnitude larger than that obtained from models neglecting this effect. The figures of merit including intrinsic gate delay time, the energy-delay product, and the subthreshold slope have been studied. Our numerical investigations of the scaling of FEDs indicate that, in the nanometer regime, FEDs have a higher I on /I off ratio. The results demonstrate that FEDs are interesting candidates for future logic applications.
electrostatic-discharge protection [5] [6] [7] and memory-cell applications [8] , [9] .
The structure of FEDs is similar to that of conventional MOSFETs with the exception of using two gates over the channel area and oppositely doped source and drain regions. However, as the channel length is scaled below 100 nm, the OFF-state current of regular FEDs increases [4] . To overcome this problem, modified FEDs (M-FEDs) have been proposed recently [10] . In this structure, oppositely doped regions called reservoirs are introduced to the source and drain areas [see Fig. 1(b) ]. It has been demonstrated that FEDs have a higher speed and lower power consumption in comparison with MOSFETs [4] , [11] .
In this paper, the performance of M-FEDs is studied, including the band-gap-narrowing (BGN) effect. Furthermore, the possibility of replacing an M-FED with a suitable sidecontacted FED (S-FED) is investigated. The influence of the gate voltage and channel-length scaling on device performance is studied. The I on /I off ratio, which is a very significant parameter in digital applications, is analyzed and compared with that of MOSFETs. We compare FED devices, including modified and side-contacted structures, with a MOSFET in terms of figures of merit, which are intrinsic speed, the energy-delay product, and the subthreshold slope, as a function of the gate length L G and intrinsic gate delay time as a function of I on /I off ratio. These four metrics capture the four fundamental device parameters for logic applications, i.e., speed, switching energy, scalability, and OFF-state leakage, respectively.
0018-9383/$26.00 © 2011 IEEE Fig. 1(a) ] and oppositely doped source and drain regions. The gate contacts of FEDs can be biased such that either a p-n or n-p channel replaces the lightly doped or intrinsic region between the source and drain areas. Based on the gate, source, and drain voltages, five operation modes can be considered for FEDs (see Table I ). The operation modes of interest are modes B and E, in which the source/channel/drain areas act as n + -n-p-p + and n-+ p-n-p + structures, respectively. Fig. 1(a) shows a regular FED based on a SOI structure, where the source and the drain have n-type and p-type doping, respectively. This FED will be in the ON-state if positive and negative voltages are applied to GS and GD, respectively. By just reversing the gate-voltage polarities, the device will be turned off. In the OFF-state, the device has a structure similar to a silicon-controlled rectifier (n-p-n-p). However, as the channel length shrinks below 100 nm, regular FEDs cannot be turned off [10] . To suppress this problem, M-FEDs have been proposed [10] . In this structure, oppositely doped regions called reservoirs are introduced to the source and drain areas of regular FEDs [see Fig. 1(b) ], where they assist the gate contacts to accumulate more holes and electrons under GS and GD, respectively, and induce a larger surface potential. In other words, in the OFF-state, the excess minority carrier injection takes place across the forward-biased n + -p (source side) and n-p + (drain side) junctions, causing an increase in the electron and hole concentrations in the p-region (under GS) and the n-region (under GD), respectively. This increase in the electron and hole concentrations obstructs the formation of a reverse-biased p-n junction in the channel. Therefore, to achieve a proper OFF-state current, excess electrons and holes under GS and GD should be reduced. The reservoirs connect the p-region under GS to the source and the n-region under GD. As a result, the forward bias of the n + -p and n-p + junctions decreases, and the carrier injection into the channel is reduced. This mechanism is shown schematically in Fig. 1(d) .
In a forward-biased FED, the drain voltage and the neighboring gate have opposite polarities; therefore, pinchoff does not occur in FEDs, and they do not suffer from hot-electron effects, unlike short-channel FETs [2] , [12] . As we show in this paper, the I on /I off ratio of FEDs can be at least two orders of magnitude higher than that of SOI-MOSFETs.
Although the fabrication of M-FEDs is similar to the standard CMOS process, extra steps are inevitable to form reservoirs and source/drain regions. The source/drain regions can be introduced over the reservoirs using ion implantation. However, due to the demand for very shallow source/drain regions, this method may not be practically feasible. To make the fabrication of these devices more feasible, we propose an S-FED. As shown in Fig. 1(c) , side contacts are created by utilizing trench technology. Creating side contacts to the source and drain areas can be performed by reactive ion etching and using an oxide layer as an etch stop. The subsequent deposition of Pt and the PtSi creation of the sidewalls can make side-contact deposition compatible with processes, which are used in regular CMOSfabrication steps. In this structure, source and drain contacts can be epitaxially grown [13] .
III. MODELING
We employed the device simulator MINIMOS-NT [14] to analyze the current-voltage characteristics of M-FEDs and S-FEDs. We studied FEDs with a channel length of 75 nm, a gate length of 35 nm, a body thickness of 50 nm, and a gate-oxide thickness of 2 nm. The structure is considered to be fabricated on a buried oxide layer of 500 nm. The depths of reservoirs and source/drain regions are 50 and 25 nm, respectively [15] , with a doping concentration of 10 21 cm
and a device width of 1 μm.
A. BGN Model
BGN due to heavy doping is an important effect in bipolar transistors [16] . Various BGN models have been developed, including the Slotboom BGN model [17] , [18] , the Del Alamo BGN model [19] , and the Bennett BGN model [20] . The Slotboom BGN model is widely used for the analysis of silicon devices and has been implemented in most device simulators such as MINIMOS-NT [14] . The Slotboom BGN model is used to describe the effective carrier concentration n i, eff at heavy doping using a Boltzmann statistics-based equation, despite the presence of degeneracy effects as follows:
n i, 0 is the intrinsic carrier density at moderate doping levels, N C and N V are the conduction-and valence-band effective density-of-states, E g, 0 is the band gap at moderate doping, and E g, app is the apparent BGN [21] , which is a function of the doping level N as follows:
The shift of the conduction-and valence-band edges is calculated by
E g, 0 , N 0 , and E C / E g, app are 9×10 −4 eV, 10 17 cm
and 0.5, respectively. For the given doping levels, E g, app , 
IV. RESULTS AND DISCUSSION
In this section, the electrical characteristics of MOSFETs, S-FEDs, and M-FEDs are compared. The scaling of these devices and the influence of short-channel effects on the performance of these devices are investigated. Fig. 2 compares the current-voltage characteristics of the M-FED with and without considering the BGN model. It is observed clearly that the predicted I on /I off ratio, using the BGN model, is at least two orders of magnitude larger than that obtained with models neglecting this effect. In devices containing adjacent layers or regions with different doping concentration, doping-induced shifting of band edges can significantly influence the device characteristics [22] , [23] . Fig. 2 demonstrates that both S-FED and M-FED devices have similar current-voltage characteristics to that of a forwardbiased p-n-junction diode and a negligible OFF-state current. The ON-state current of the S-FED is slightly smaller than that of the M-FED, but its I on /I off ratio is at least two orders of magnitude larger than that of the M-FED. Fig. 3 compares 
A. BGN Effect

B. ON-State and OFF-State Characteristics
the carrier-density profile along the M-FEDs and S-FEDs. The n + -n-p-p + and n + -p-n-p + -like behaviors can be observed in the ON-and OFF-states. In the ON-state, carrier concentrations are similar; however, in the OFF-state, the carrier concentrations are different. In this case, in the presence of the reservoirs in both structures, the forward-bias voltages of the n + -p diode on the source side and the n-p + diode on the drain side are reduced, and the excess minority carrier injection is reduced. In other words, by taking advantage of the n + -p-n-p + structure, the device is biased to maintain the silicon-controlled-rectifier mode in the OFF-state, which minimizes the leakage current. The contacts of the M-FED on the source, the drain, and their reservoirs can control the carrier injection to the channel, whereas in the new structure, the contacts have a weaker influence on the current, and the gates strongly affect the carrier transport through the channel. Fig. 2 also compares the output characteristics of FEDs and a MOSFET with similar geometrical parameters. Unlike MOSFETs, the drain currents of FEDs do not saturate at high drain voltages due to the absence of pinchoff in FEDs. Furthermore, the I on /I off ratios of FEDs are at least two orders of magnitude higher than that of MOSFETs. The corresponding band-edge profiles along the channel of both structures are shown in the inset in Fig. 2 . In both the ON-and OFF-states, the BGN effect is observed in the highly doped source and drain regions, where the band gap is smaller than that of the channel. In these structures, the reservoirs help the gates to induce a larger potential onto the channel and reduce the OFF-state current.
In the case of optimized devices, the supply voltage V DD is applied between the drain and the source, i.e., V DS = V DD . A gate-voltage swing of V G from 0 V to V DD is applied between the gate and the source for transistor operation, i.e., V G goes from 0 to V DD . I on is determined at V G = V DS = V DD , whereas I off is determined at
The transfer characteristics of the M-FED at different V DS are shown in Fig. 4 . The subthreshold slope is approximately 140 mV/decade at V DS = 1.0 V.
C. Output Characteristics
The effect of the gate voltage on the performance of both FED structures is investigated in this section. Figs. 5 and 6 show the output characteristics of the M-FED and S-FED at different gate voltages, respectively. As shown in Figs. 5 and 6, the increase in the ON-state current is slightly smaller for the S-FED because of a weaker influence of source and drain contacts. The I on /I off ratio for the S-FED is at least one order of magnitude higher than that of the M-FED for various gate voltages and increases by increasing the gate voltages. This is due to more control of the gates on the ON-and OFF-state currents, where this control strongly affects the minority carrier injection in the S-FEDs. The corresponding band-edge profiles along the channel are shown in the insets in Figs. 5 and 6.
D. Channel-Length Influence
We have compared the figure of merit of a MOSFET, an S-FED, and an M-FED, as a function of the channel length. The same geometrical parameters have been considered for all these structures. The results have been compared at a channel length of 35, 55, 75, 95, and 115 nm. Fig. 7 compares I on as a function of I off for various channel lengths. Apparently, short-channel effects are less pronounced in FEDs, particularly for the S-FED. The I on /I off ratio for the S-FED decreases from 10 7 to 10 as the channel length is scaled from 115 to 35 nm. Apparently, for channel lengths shorter than 100 nm, FEDs show a better performance than MOSFETs. At a given I on value, the I off of the FEDs is at least two orders of magnitude smaller than that of the MOSFET.
E. Intrinsic Gate Delay Time
The intrinsic gate delay time with respect to the I on /I off ratio can be employed to compare devices with different geometrical and material parameters [24] . The gate delay time, which characterizes the switching response of a transistor, is an important metric for digital electronic applications. The gate delay time of a transistor is defined as the time taken to charge the constant gate capacitance C G to voltage V DD at constant current I on as follows: The intrinsic device speed of the MOSFET, the S-FED, and the M-FED with respect to the physical gate length is compared in Fig. 9 . The gate length of FEDs is defined as the sum of two gate lengths and the spacer between them. The results shown in Fig. 9 indicate that FEDs exhibit a significant improvement over MOS devices. This improvement is primarily due to the suppression of short-channel effects in FEDs. Based on the presented data, the speed of S-FEDs is higher than that of M-FEDs at gate lengths shorter than 80 nm. The inset in Fig. 9 compares the gate delay time as a function of the I on /I off ratio for the MOSFET, S-the FED, and the M-FED with different gate lengths. The results show that FEDs have a smaller gate delay time in comparison with MOSFETs at gate lengths below 100 nm.
F. EDP
The EDP is another figure of merit important for logic applications. EDP is a design metric for optimizing both energy efficiency and high performance. A smaller value of EDP implies lower energy consumption at the same level of performance or, in other words, a more energy-efficient design. Fig. 10 compares the EDP of the MOSFET, the S-FED, and the 
G. Subthreshold Slope
An important device parameter indicating the scalability of the device is the subthreshold slope. Fig. 11 compares the subthreshold slope of MOSFETs, S-FEDs, and M-FEDs as a function of the gate length. Apparently, the subthreshold slope of FEDs is steeper than that of MOSFETs for gate lengths below 100 nm.
V. CONCLUSION
The role of the BGN on the performance of M-FEDs has been investigated. Simulation results show that the I on /I off ratio is at least two orders of magnitude larger than the results obtained with models neglecting this effect. To make the fabrication of M-FEDs more feasible, we propose a sidecontacted structure. Our numerical analysis indicates that S-FEDs have a slightly lower ON-state current than M-FEDs, whereas their OFF-state current shows a higher I on /I off ratio than M-FEDs. Our results indicate that by appropriate selection of the applied gate voltage, the I on /I off ratio can be increased to 10 7 for S-FEDs. Important figures of merit of FEDs for digital applications have been compared against those of MOSFETs. The results indicate that short-channel FEDs, particularly S-FEDs, outperform MOSFETs. S-FEDs can be considered as interesting candidates for future digital applications.
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